Marcus Cooksey

Great OFC coverage by LightCounting. TeraSignal’s Intelligent Re-Driver in CMOS is changing the power, reliability and performance calculus between DSP and LPO modules.

25

Check out my new blog on using our #radhard #MCU to reconfigure #Space deployed #FPGA. Please reach out if you have interest and we can provide specific details on how to deploy

13

Notebook PC AC Adapter Schematic: From my 24 years old(?) note. Q1) What topology? Q2) Voltage Mode or Current Mode? Q3) PFC topology?

306

37 Comments

𝗔𝗦𝗛𝗟𝗜𝗡𝗚 𝗔𝗡𝗗 𝗘𝗠𝗕𝗘𝗖𝗢𝗦𝗠 𝗧𝗢 𝗔𝗖𝗖𝗘𝗟𝗘𝗥𝗔𝗧𝗘 𝗥𝗜𝗦𝗖-𝗩 𝗩𝗘𝗖𝗧𝗢𝗥 𝗤𝗘𝗠𝗨 𝗘𝗠𝗨𝗟𝗔𝗧𝗜𝗢𝗡. Ashling and our partner Embecosm are working with the RISE (RISC-V Software Ecosystem) project to optimize RISC-V vector instructions emulation for QEMU the open-source emulator. Our goal is to ensure that RISC-V vector instruction powered binaries run at rocket 🚀 🚀 🚀 speed under QEMU by mapping the RISC-V vector instructions to the best hardware equivalents on the host, leveraging up to 256-bit SIMD vectors for maximum performance. The RISC-V Software Ecosystem (RISE) Project focuses on accelerating the development of open-source software for the RISC-V architecture. See: https://riseproject.dev/ #RISCV #QEMU

57

2 Comments

What are considered parasitic junctions in core analog layout, can be silicon saving junctions when it comes to ESD robustness. It’s often these hidden junctions that we don’t usually consider in day to day layout, that become the backbones of our ESD strategies. This is the sort of detail that we discuss during our ESD layout course; the next one of which, runs from Tuesday 21st May, through Friday 24th, delivered remotely. If you’re interested in participating or hearing more, please have your manager or HR department reach out to James Telfer for information on pricing and availability.

43

15 Comments

✅ Automotive IoT Market Size, Share and Industry Growth Analysis Report  Download PDF Brochure @ https://lnkd.in/fEaeE55 The #automotiveIoT market is projected to grow from USD 131.2 billion in 2023 to reach USD 322.0 billion by 2028; it is expected to grow at a Compound Annual Growth Rate (CAGR) of 19.7% from 2023 to 2028. The growth of the automotive IoT market is driven by the increasing number of regulations mandating advanced features in #vehicles for enhanced user comfort, safety, and convenience coupled with growing use of telematics and user-based insurance programs are the major factors driving growth of the automotive IoT market. Automotive IoT Market Dynamics : Drivers: Rising adoption of electric and hybrid vehicles to reduce CO2 emissions Motor vehicles not running on fossil fuels, such as electric vehicles, hybrid electric vehicles, and solar-powered vehicles, are the primary choice for alternate technologies of powering engines that do not involve petroleum. The increasing use of electric and hybrid vehicles will help consumers reduce fuel costs, minimize air pollution due to the reduction in greenhouse gases (GHGs), improve air quality in urban areas, and reduce dependence on fossil fuels. Opportunity: Integration of predictive maintenance platform with vehicles Predictive maintenance (PdM) is one of the key growth areas for the automotive IoT market. It helps in lowering the operating and capital costs by facilitating proactive servicing and repair of assets while allowing more efficient use of maintenance personnel and replacement components. PdM enables companies to accurately diagnose and prevent failures in real-time, which is vital in critical infrastructure applications. The in-vehicle-communication segment accounted for the largest share of the overall automotive IoT market, in terms of value, in 2022. Microcontrollers to account for the largest share of the automotive IoT market for hardware segment during the forecast period FPGAs is expected to witness highest market growth for the automotive IoT market for semiconductor components hardware segment. China, Japan, South Korea, and India are the major contributors to the market in the Asia Pacific region. Major vendors in the automotive IoT Companies include NXP Semiconductors (Netherlands), Harman (US), Robert Bosch (Germany), Thales (France), TomTom International (Netherlands), IBM (US), Geotab Inc. (Canada), Texas Instruments (US), Intel Corporation Corp. (US), Eurotech (Italy), STMicroelectronics (Switzerland), Renesas Electronics , Infineon Technologies (Germany). Apart from this, Airbiquity (US), Qualcomm (US), Visteon (US), Vodafone Group (UK), Microsoft (US), Alphabet Inc. (US), AT&T (US), CloudMade (UK), Sierra Wireless (Canada)  #IoT #Automobile #Automotive #Technews

4

NEED PRECISION OPTICAL METROLOGY? AOM IN TUCSON, AZ, HAS ANSWERS. I’ve just been talking to Tyler Steele, part of the dedicated team working with AOM - Arizona Optical Metrology LLC. Established in 2009, they are well-known globally as a leading computer-generated hologram (CGH) supplier for the world’s most challenging optical engineering projects. Often, metrology is the limiting factor in fabricating complex optical surfaces, as methods for qualification and feedback are not precise, flexible, or capable enough. A CGH overcomes many of these surface testing challenges to make optical surface qualification feasible for most complex surfaces while maintaining precision, resolution, and speed. EXPANDING HORIZONS Now, AOM are reaching out to bring CGH technology to a broader set of optics and photonics applications. Complex optics are being used more widely than ever–and at precision and production volumes that seemed impossible just a few years ago. The challenges these applications face are on par with the biggest space telescope projects of the past, but with a fraction of the budget and extremely tight timelines to complete. Think of the volume market for AR glasses. AOM - Arizona Optical Metrology LLC is delivering new and novel solutions to optics projects and programs to address this new world of optics production. They enable a new level of precision and ease of use for complex optics metrology from surface figure error of aspheres, freeforms, and off-axis sections to optical system alignment. A CGH converts an interferometer regular wavefront (collimated or spherical) into a custom-designed wavefront that matches the unique shape of the surface to be tested. The result is an interferometric null test when the test optic is well aligned to the CGH. In my conversation below, Tyler answers the Optica question: What can you do for other Optica corporate members, and what can they do for you? Quite a lot, it seems. Together, the future of optics is very bright indeed! Contact them directly or drop me a line for an introduction.

51

6 Comments

If you work in electronics and you're not thinking about systems design, your perspective is probably too narrow. Check out this episode, and the entire series at "On The Line With..."

2

#1 new release, The Performance Cookbook for Arm is a comprehensive guide for Arm-based SoC design. It provides a deep dive into the intricacies of designing high-performance Arm-based SoCs, offering insights into the latest design methodologies, performance optimization strategies, and analysis techniques. The book is a must-have resource for anyone looking to stay ahead of the curve in this ever-evolving world of high performance compute. Check out this blog here for more details on this highly anticipated book: ⤵️ https://ow.ly/XIh450ROXaw

9

Most appliance power supplies require more than one output. An InnoMux2-EP switcher IC allows up to three independently regulated outputs without the need for additional DC-DC converters. Watch Han Cui unbox a design evaluation board of a 62 W nominal output flyback converter for appliances with three CV outputs (5 V, 12 V and 24 V). Download the report - https://okt.to/qMliRs

7

1 Comment

Exciting times ahead in the world of microcontrollers, with RISC-V opportunities on the rise! The shift from CISC to RISC battle to ARM cores by semiconductor companies has paved the way for a new era. The license model and core availability present numerous advantages, making it an appealing option for startups and non-aligned organizations. In the realm of low-cost IoT deployment, the integration of UWB with distributed architecture holds the potential for innovative solutions, fostering decentralized networks and free-to-operate unaware networks. Moreover, exploring distributed finance with constraint network blockchain could revolutionize service bartering. Decentralized tools like blockchain offer enhanced security, data trust, and authentication benefits. These advancements position RISC-V as a game-changer, with opportunities spanning VLSI design, verification, architecture, and full product development for hardware and embedded software. Exciting times lie ahead, and our team is geared up to provide comprehensive support for all your RISC-V needs!

8

How do you use timing constraints in the FPGAs? Let’s look at the examples: ✔ Timing constraints Understanding the significance of timing restrictions in FPGA design is crucial for maintaining signal reliability. By specifying setup and hold periods, maximum and minimum propagation delays, and clock restrictions, designers guarantee that signals travel appropriately over the FPGA fabric, reducing timing violations and improving performance. ✔ Clock Domain Crossing (CDC) asynchronous clock domains provide issues such as metastability, data loss, and timing uncertainty, necessitating rigorous synchronization approaches for effective operation. Designers limit the dangers associated with CDC by utilizing FIFO buffers, synchronizers, and handshaking protocols that ensure data integrity between clock domains. ✔ Synchronization Techniques from dual-clock FIFOs and two-stage synchronizers to handshake protocols and metastability resolution circuits, each approach has distinct benefits in terms of performance, space use, and power economy. Designers provide reliable data transmission across asynchronous clock domains by carefully designing and developing synchronization circuits while minimizing delay and overhead. ✔ Tool Support and Validation #FPGA design tools include complex features like constraint management, timing analysis, and CDC verification, allowing designers to discover and fix possible difficulties early in the design cycle. Designers confirm their systems' timing behavior and assure compliance with performance requirements by conducting extensive simulation, emulation, and hardware tests. How do you handle timing closure and CDC verification in your FPGA projects? Are you looking for help with your FPGA project? Send a message or write a comment!

89

5 Comments

What can be done in an hour ? Check out this video demonstration on how to use Testbenchmaker to create an environment for AXI4 interconnect. The RTL includes 2 AXI4 masters and 2 AXI4 slaves, each with a separate address space. With VIPs available, the environment creation, compilation and base test running can be done within an hour! Watch the video here: https://lnkd.in/gtyjvFsz The tool is available for download (Windows) at testbenchmaker.com The tool can be used by trainee engineers as a quick starter, comparing your codes with tool generated ones. By experienced verification engineer to make the skeleton for their verification environments which can be scaled for SOC #Testbenchmaker #AXI4 #RTL #VIPs #SystemVerilog #UVM #VLSITraining #SOC Let me know what would you like to see ahead !

161

1 Comment

Explore the newest Motor Drives #EZBlogs Series: "Controllers and Processors in Modern Motor Drives." Explore their role in driving control loops, managing interfaces, diagnostics, safety, and security.

6

Most appliance power supplies require more than one output. An InnoMux2-EP switcher IC allows up to three independently regulated outputs without the need for additional DC-DC converters. Watch Han Cui unbox a design evaluation board of a 62 W nominal output flyback converter for appliances with three CV outputs (5 V, 12 V and 24 V). Download the report - https://okt.to/vwRf38

6

Interesting article

2

1 Comment

https://lnkd.in/epEFmrrS Samsung Texas fab delayed for 2nm upgrade to face-off with TSMC and Intel. Samsung delays equipment orders for the Taylor fab as it considers the upgrade from 4nm. #samsungelectronics #texas Semiconductorindustry #electronics #semiconductor #technology #innovation #business #supplychain #engineering #manufacturing #computerchips #semiconductors #chips #chipmaker #foundry credit: tomshardware

16